 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM74S182 Look-Ahead Carry Generator August 1986 Revised March 2000 DM74S182 Look-Ahead Carry Generator General Description These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generatecarry, and propagate-carry functions are provided as shown in the pin designation table. When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each DM74S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data. Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the DM74S182 are: Cn + x = G0 + P0 Cn Cn + y = G1 + P1 G0 + P1 P0 Cn Cn + z = G2 + P2 G1 + P2 P1 G0 + P2 P1 P0 Cn G = G3 (P3 + G2) (P3 + P2 + G1) (P3 + P2 + P1 + G0) P = P3 P2 P1 P0 Features s Typical propagation delay time 7 ns s Typical power dissipation 260 mW Ordering Code: Order Number DM74S182N Package Number N16E Package Description 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Connection Diagram Pin Designations Designation G0, G1, G2, G3 P0, P1, P2, P3 Cn Cn + x, Cn + y, Cn + z G P VCC GND 10 7 16 8 Active LOW Carry Generate Output Active LOW Carry Propagate Output Supply Voltage Ground Pin Nos. 3, 1, 14, 5 4, 2, 15, 6 13 12, 11, 9 Function Active LOW Carry Generate Inputs Active LOW Carry Propagate Inputs Carry Input Carry Outputs (c) 2000 Fairchild Semiconductor Corporation DS006474 www.fairchildsemi.com DM74S182 Logic Diagram VCC = PIN 16 GND = PIN 8 Typical Application 64-Bit ALU, Full-Carry Look Ahead in Three Levels A and B inputs, and F outputs of 181 are not shown. www.fairchildsemi.com 2 DM74S182 Absolute Maximum Ratings(Note 1) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C -65C to +150C Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Free Air Operating Temperature 0 Parameter Min 4.75 2 0.8 -1 20 70 Nom 5 Max 5.25 Units V V V mA mA C Electrical Characteristics over recommended operating free air temperature (unless otherwise noted) Symbol VI VOH VOL II IIH Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage HIGH Level Input Current Conditions VCC = Min, II = -18 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIH = Min, VIL = Max VCC = Max VI = 2.7V P0, P1 or G3 P3 P2 Cn G0, G2 G1 IIL LOW Level Input Current VCC = Max VI = 0.5V P0, P1 or G3 P3 P2 Cn G0, G2 G1 IOS ICCH ICCL Short Circuit Output Current VCC = Max (Note 3) -40 39 69 Supply Current with Outputs HIGH VCC = Max (Note 4) Supply Currents with Outputs LOW VCC = Max (Note 5) 2.7 3.4 0.5 1 200 100 150 50 350 400 -8 -4 -6 -2 -14 -16 -100 55 109 mA mA mA mA Min Typ (Note 2) Max -1.2 Units V V V mA A Input Current @ Max Input Voltage VCC = Max, VI = 5.5V Note 2: All typicals are at VCC = 5V, TA = 25C. Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 4: ICCH is measured with all outputs OPEN, inputs P3 and G3 at 4.5V, and all other inputs grounded. Note 5: ICCL is measured with all outputs OPEN, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded. 3 www.fairchildsemi.com DM74S182 Switching Characteristics at VCC = 5V and TA = 25C RL = 280 Symbol tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL Parameter Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output From (Input) To (Output) GN or PN to Cn + x, y, z GN or PN to Cn + x, y, z GN or PN to G GN or PN to G PN to P PN to P Cn to to Cn + x, y, z Cn to to Cn + x, y, z CL = 15 pF Min Max 7 7 7.5 10.5 6.5 10 10 10.5 CL = 50 pF Min Min 10 11 11 14 10 14 13 14 ns ns ns ns ns ns ns ns Units www.fairchildsemi.com 4 DM74S182 Look-Ahead Carry Generator Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 5 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of DM74S182
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |